

Application/Control Number: 10/645,782

Page 2

Art Unit: ***

CLMPTO

4/28/06

TB

5/10/06

CLAIMS 1 AND 2 CANCELLED.

Art Unit: ***

3. (Currently Amended) A semiconductor wafer including:
- a plurality of chip sections defined thereon by scribe lines, each chip section having bump electrodes formed simultaneously thereon, the scribe lines for separating the chip sections from each other without dividing bump electrodes thereon, said chip section including:
 - a plurality of chip electrodes positioned on said chip section; and
 - a plurality of interconnection layers for electrically connecting said chip electrodes and said bump electrodes,
- said bump electrodes being located at positions other than over said chip electrodes, wherein each of said interconnection layers comprises an aluminum layer and a plating on said aluminum, wherein said aluminum layer and said plating extend from one of said bump electrodes to one of said chip electrodes and said plating contacts said one of said bump electrodes and said aluminum layer contacts said one of said chip electrodes.
4. (Currently Amended) A semiconductor wafer including:
- a plurality of chip sections defined thereon by scribe lines, each chip section having:
 - bump electrodes formed simultaneously thereon;
 - a plurality of chip electrodes positioned on said chip section; and
 - a plurality of interconnection layers for electrically connecting said chip electrodes and said bump electrodes,
- said bump electrodes being located at positions other than over said chip electrodes, wherein each of said interconnection layers comprises an aluminum layer and a plating on said aluminum, wherein said aluminum layer and said plating extends from one said bump electrodes to one of said chip electrodes and said plating contacts said one of said bump electrodes and said aluminum layer contacts said one of said chip electrodes.

Art Unit: ***

5. (Original) A semiconductor wafer as in claim 3, wherein said plating compromises one of nickel and copper.
6. (Original) A semiconductor wafer as in claim 3, wherein said aluminum layer has a thickness of no greater than 1 micrometer.
7. (Original) A semiconductor wafer as in claim 3, wherein said plating has a thickness of at least 5 micrometers.
8. (Original) A semiconductor wafer as in claim 3, further comprising a gold layer between said bump electrode and said plating.
9. (Original) A semiconductor wafer as in claim 1, wherein each of said chip sections has a center and a periphery and said interconnection layers extend from said periphery toward said center.
10. (Original) A semiconductor wafer as in claim 4, wherein said plating comprises one of nickel and copper.
11. (Original) A semiconductor wafer as in claim 4, wherein said aluminum layer has a thickness of no greater than one micrometer.
12. (Original) A semiconductor wafer as in claim 4, wherein said plating has a thickness of at least 5 micrometers.

CLAIMS 13 AND 14 CANCELLED

Art Unit: ***

15. The semiconductor wafer of claim 3, wherein each chip section has a center and a periphery and said interconnection layers extend from said periphery toward said center, and wherein the plurality of chip electrodes are positioned on said periphery.

16. The semiconductor wafer of claim 4, wherein each chip section has a center and a periphery and said interconnection layers extend from said periphery toward said center, and wherein the plurality of chip electrodes are positioned on said periphery.

CLAIMS 17-24 CANCELLED

Art Unit: ***

25. A semiconductor wafer, including:
a plurality of the sections defined thereon by scribe lines, each chip section having bump electrodes formed simultaneously thereon, the scribe lines for separating the chip sections from each other without dividing bump electrodes thereon, said chip section including:
a plurality of chip electrodes positioned on said chip section; and
a plurality of interconnection layers for electrically connecting said chip electrodes and said bump electrodes,
said bump electrodes being located at positions other than over said chip electrodes,
said chip section having a center and a periphery and said interconnection layers extend from said periphery toward said center,
wherein said bump electrodes are arranged in a grid array.

26. A semiconductor wafer, including:
a plurality of chip sections defined thereon by scribe lines,
each chip section having:
bump electrodes formed simultaneously thereon; a plurality of chip electrodes positioned on said chip section; and
a plurality of interconnection layers for electrically connecting said chip electrodes and said bump electrodes,
said bump electrodes being located at positions other than over said chip electrodes,
said chip section having a center and a periphery and said interconnection layers extend from said periphery toward said center,
wherein said bump electrodes are arranged in a grid array.

27. The semiconductor wafer of claim 3, wherein said bump electrodes are arranged in a grid array.

28. The semiconductor wafer of claim 4, wherein said bump electrodes are arranged in a grid array.

29. A semiconductor wafer, including:

Art Unit: ***

a plurality of the sections defined thereon by scribe lines, each chip section having bump electrodes formed simultaneously thereon, the scribe lines for separating the chip sections from each other without dividing bump electrodes thereon, said chip section including:

a plurality of chip electrodes positioned on said chip section; and

a plurality of interconnection layers for electrically connecting said chip electrodes and said bump electrodes,

said bump electrodes being located at positions other than over said chip electrodes,

said chip section having a center and a periphery and said interconnection layers extend from said periphery toward said center,

wherein a pitch of said chip electrodes is different from a pitch of said bump electrodes.

30. A semiconductor wafer, including:

a plurality of chip sections defined thereon by scribe lines,

each chip section having:

bump electrodes formed simultaneously thereon; a plurality of chip electrodes positioned on said chip section; and

a plurality of interconnection layers for electrically connecting said chip electrodes and said bump electrodes,

said bump electrodes being located at positions other than over said chip electrodes,

said chip section having a center and a periphery and said interconnection layers extend from said periphery toward said center,

wherein a pitch of said chip electrodes is different from a pitch of said bump electrodes.

31. The semiconductor wafer of claim 3, wherein a pitch of said chip electrodes is different from a pitch of said bump electrodes.

32. The semiconductor wafer of claim 4, wherein a pitch of said chip electrodes is different from a pitch of said bump electrodes.